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Abstract- Conventional switched-mode power supplies (SMPSs) 
have intrinsic instantaneous power pulsation at the switching 
frequency thus require bulky filters. To improve the power 
density, this paper proposes a concept named the Mixed Analog-
Digital (MAD) which can be applied as DC-DC converters. By 
inserting an analog voltage component between the load and 
source, the output voltage naturally has much smaller fluctuation 
thereby much smaller passive filter is required. Simulations and 
experiments validate that the proposed MAD concept can be 
applied as DC-DC converters to significantly increase the power 
density.  
Index Terms- dc-dc converter, high power density, mixed 
analog-digital (MAD) converter. 
I. INTRODUCTION 
DC-DC converters are normally in either linear mode or
switched mode. Switched-mode power supplies (SMPSs) are 
digital-based converters employing semiconductors as 
switches.[1, 2] The switching operations generate square 
voltage/current waveforms containing significant ripples at the 
switching frequency. Therefore, bulky low-pass filters (LPFs) 
are required to reduce ripples.  
To reduce the filter size, three methods can be applied as 
shown in Fig. 1: 1) decreasing the ripple magnitude from the 
source, 2) increasing the attenuation gain of the LPF at the 
transmitting paths, and 3) introducing advanced control 
techniques.  
1) Multilevel converters can decrease the ripple magnitude
from the source [3]. However, multilevel converters
require more semiconductors. Moreover, the power
balance among sub-modules requires complex controls.
2) Increasing the switching frequency (fsw) [4] can increase the
attenuation gain of the LPF. However, increasing the fsw
raises the power loss of semiconductors and magnetic
components. Moreover, at high frequencies, parasitic
components (including the capacitance, inductance, and
resistance) can deteriorate the filter’s insertion gain [5, 6],
causing ineffectiveness by increasing the fsw.
Switched capacitor converters (SCCs) use capacitors rather
than inductors as the major energy storage devices.[7-9]
Because the energy density of the capacitors is much
higher than that of the inductors, the switched-capacitor
converters can use small LPF and achieve high power
density. But the power ripple still exists, and the power
density decreases sharply with the load increase.
3) Advanced control techniques, e.g., active capacitors [10],
divert the ripple power into the energy storage devices thus
lower ripples at the load. However, the control bandwidth
(BW) of DC-DC converters is limited by the fsw [11].
Therefore, active control techniques are invalid in 
attenuating harmonics at switching frequencies or higher. 
Comparing to the SMPS, linear power supplies, such as 
low-dropout regulators (LDOs), are analog-based converters. 
LDOs use MOSFETs as controlled resistors rather than 
switches. By adjusting the resistance, LDOs can control the 
voltage drops across the resistor thereby regulate the output 
voltage. Ripples in LDOs are negligible due to the absence of 
voltage/current switching. However, the power loss of this 
controlled resistor is significant. Therefore, LDOs exhibit low 
efficiencies and have been mainly used in low power 
applications. 
This letter proposes a Mixed Analog-Digital (MAD) 
concept for DC-DC converters. The circuit of the MAD 
converter is shown in Fig. 2. This MAD converter comprises a 
digital converter and an analog converter. The analog 
converter consists of the voltage selectors which charging and 
discharging DC capacitors. With the charging selectors, the 
DC bus capacitors are charged to the required load voltage 
(VL); with the discharging selectors, the load is charged by the 
DC bus capacitors. Because the load is always connected with 
DC Bus capacitors,  no large voltage changes between 0 and E 
exist in MAD converters. The digital converter only regulates 
the voltage superimposed to the analogue voltage from the 
selector, so the ripple is intrinsically small. It is worth noting 
that the digital converter is not compulsory. The variant of the 
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Fig. 1.  The common techniques to increase power density of SMPSs.  
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Fig. 2.  The topology of the proposed MAD converter when C1 is charging, C2
-CN-1 are floating, and CN is discharging. Suc1-SucN are the upper charging 
selectors, Slc1-SlcN are the lower charging selectors, Sud1-SudN are the upper 
discharging selectors, Sld1-SldN are the lower discharging selectors. 
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MAD without the digital converter will be used for 
experimental validation in this paper in the following sections.  
II. PROPOSED Circuits AND OPERATION PRINCIPLES
A. Typical MAD Converter and Operation Principle
Fig. 2 shows the typical MAD converter which is composed
of three portions: 1) a digital converter; 2) an analog 
converter, and 3) a load with a filter. The digital converter can 
employ typical DC-DC topologies such as the Buck and LLC; 
the analog converter is formed by voltage selectors and 
multiple capacitors at the DC bus. Each capacitor has two 
discharging selectors and two charging selectors. The charging 
and discharging selectors are controlled to ensure balanced 
charging/discharging power in each capacitor. The DC 
capacitors can be connected in series or parallel. The inserted 
analog converter can reduce the voltage ripple because:  
1) The load draws power from capacitors one by one.
Therefore, the voltage across the load is close to constant. 
2) Charging loops and discharging loops (i.e., the blue and
green loops) in Fig. 2, can be separated. Therefore, the ripple 
power can be diverted to the capacitors rather than the load.  
B. MAD Converter in form of Buck Converter and Paralleled-
Connected DC Capacitors
The proposed circuit is shown in Fig. 3: the digital converter
employs a Buck converter, and the analog converter employs 
paralleled connected C1 and C2 in the DC bus; Suc1 and Suc2 are 
the charging switches; Sud1 and Sud2 are the discharging 
switches. Because C1 and C2 are paralleled with a common 
ground, the lower selectors for charging and discharging (i.e., 
Slc1, Slc2 and Sld1, Sld2) in Fig. 2 are unnecessary. The operation 
principles are presented in Fig. 4 and summarized below: 
1) S1/S2 follows the operation principle of Buck converters.
Because the discontinuous conduction mode (DCM) requires 
small inductance[12] and can achieve zero voltage switching, 
DCM is widely applied in Buck converters and is compared in 
this letter. The modulation index M is:  
  21/ 2 / 1 1 8 /bus sw LM V E L f R D    (1) 
where Vbus is the voltage of the DC bus capacitors, D is the 
duty cycle, RL is the load resistor, and the fsw/Tsw is the 
switching frequency/period of the Buck circuit in Fig. 4.  
2) Within [t0, t2] in Fig. 4, C1 is charged and maintained at
Vbus and C2 is discharging; the equivalent circuit is shown in 
Fig. 3(b). The S1 operates as the switch of the Buck converter: 
within [t0, t1], the S1 is on, and within [t1, t2], S1 is off.  
3) Within [t2, t4] in Fig. 4, C2 is charged and maintained at
Vbus, C1 is discharging. The equivalent circuit is shown in Fig. 
3(c). The S1 operates as the switch of the Buck converter: 
within [t2, t3], the S1 is on, and within [t3, t4], S1 is off.   
Because the discharging loop is separated from the charging 
loop, the output ripple is determined by the discharging loop 
only. Fig. 4 shows that the discharging circuit has three energy 
storage devices (the DC bus capacitance Cbus, L2, and CL). 
Using the state-space approach of the network theory, three 
state equations (i.e., (2)–(4)) can identify the general solutions, 
and three equations (i.e., (5)–(7)), can identify the initial 
states.   
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The solutions for (2)–(7) are below: 
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Eqs. (8)-(10) shows that vCbus (i.e., vC1 and vC2) is 
proportional to (−t), iL is proportional to (−t2), and vo (i.e., 
vCL(t)) is proportional to (−t3).  
From (10), letting   / 0CLdv t dt  , the minimum and 
maximum vCL(t) (donated as VCL_min and VCL_max) are: 
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Fig. 3.  Buck-based MAD converter and the equivalent circuits: (a) topology, 
and the equivalent circuits when (b) C1 is charging while C2 is discharging, 
and (c) C1 is discharging while C2 is charging.  
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Fig. 4.  Waveforms of the Buck-based MAD converter. Their time-domain 
expressions are in (8)-(10), and simulation files are included in the multimedia 
folder.  
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From (11), the ripple voltage of the MAD converter, 
donated as ΔVo_MAD, is derived as (12) and can be verified by 
the simulation attached in the multimedia folder. 
 3_ _ max _ min 2/ 36 3o MAD CL CL o i L swV V V I L C C f      (12) 
C. Comparison between the Proposed MAD Converter and
Buck Converter
The ripple voltage of the DCM Buck converter, donated by 
ΔVo_Buck, is:  
   _ 2 3
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sw L L LL L o sw L o
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The comparison between (12) and (13) shows that ΔVo in 
the MAD converter is reduced because ΔVo_MAD is 
proportional to 1/fsw3 while ΔVo_buck of the DCM Buck 
converter is proportional to 1/fsw. Moreover, the coefficient in 
(12) is smaller than the coefficient in (13).
Fig. 5(a) shows both the calculated and the simulated ΔVo
for the DCM Buck converter and the proposed MAD 
converter. The comparison between ΔVo_MAD (the blue lines 
and the yellow dots) and ΔVo_Buck (the red lines and the purple 
dots) shows that the proposed MAD converter effectively 
reduces ΔVo, especially at high fsw. With the same total 
inductance (2 μH) and total capacitance (60 μF), the ΔVo in the 
proposed MAD converter is much smaller than that in the 
DCM Buck converter.  
The MAD converter requires four additional switches than 
the Buck converter, i.e. Suc1, Suc2, Sud1, and Sud2 as shown in Fig. 
3. The voltage and current stress of these switches are listed in
TABLE I and are compared with that of the Buck converter.
By using parameters shown in Fig. 5, the voltage stress of Suc1
to Suc2 is Io/(2fswCbus) = 5/(2×20μ×fsw) ≤ 1.25V when fsw ≥
100kHz. The commercialized components are listed in
TABLE II to analyse the cost differences between the Buck
converter and the MAD converter. Because the voltage across
the additional switches, Suc1–Sud2, can be both positive and
negative, a four-quadrant switch, CSD85312Q3E, can be
selected. The MAD converter has a higher cost than the Buck
converter mainly due to additional isolated power supplies.
Similar cost increases have also been found in the SCCs [7, 13]
and the converters hybridizing an SCC and a Buck converter
[14-17] which are commonly used in certain applications [7,
13, 14]. Although the cost of the MAD converter is higher
than the cost of the Buck converter, the output voltage ripple 
reduction is significant, for example, 72% at fsw =100kHz or 
99% at fsw=1MHz as shown in Fig. 5(a).  
By using the components in TABLE II, the loss of the MAD 
converter and Buck converter at the same fsw is plotted in Fig. 
5(b), showing a negligible difference. This is because that 1) 
the RDS(ON) of the additional switches is small due to low 
voltage rating devices; 2) low operation voltage of the 
additional devices thus low switching losses.  
The additional devices in MAD converters do not inevitably 
compromise its reliability. As shown in Fig. 5(c), the MAD 
converter exhibits lower losses compared with the Buck 
converter because the fsw of the MAD converter is much lower 
if the output ripple voltage ΔVo is the same. It has been 
commonly accepted that the power loss reduction can decrease 
Fig. 5.  The comparison between the Buck converter in DCM and the proposed MAD converter with P = 1000 W, E = 400 V, and Vo= 200 V. For the MAD 
converter L1= L2= 1 μH, and C1= C2= CL= 20 μF; for the Buck converter, Ltotal = 2 μH, and Ctotal = 60 μF: (a) the magnitude of ΔVo versus fsw, (b) calculated power 
loss versus fsw, and (c) the calculated power loss versus the magnitude of ΔVo. The ΔVo reduction is calculated by (ΔVo-Buck−ΔVo-MAD) / ΔVo-Buck. The simulation files 
for the ΔVo of both converters are included in the multimedia folder.   
TABLE I 
SWITCH SPECIFICATIONS OF THE MAD CONVERTER IN FIG. 3  
S1-S2 Suc1-Suc2 Sud1-Sud2 
Voltage stress E Io/(2fswCbus)  (Note1) Io/(2fswCbus) (Note2) 
IRMS P/E P/E  / 2 oP V
Note1: the voltage across Suc1/Suc2 is |vC1(t)−vC2(t)|. From Fig. 4 and (8), |vC1(t) 
− vC2(t)|max= |(−Io/Cbus×t+Vo) − Vo|max = Io/(2fswCbus).
Note2: the voltage across Sud1/Sud2 is |vCbus(t) − vCL(t)|. From Fig. 4 and (8), 
|vC1(t) − vC2(t)|max≈ (−Io/Cbus×t+Vo) − Vo|max = Io/(2fswCbus).  
TABLE II 
COST OF MAJOR DEVICES BETWEEN THE BUCK CONVERTER AND 
MAD CONVERTER 
Type Specification Cost (GBP) 
S1, S2 STP12NK60Z 
MOSFET, 650V, 10A, 
tr=18.5ns, tf=31.5 ns, RDS(on)= 
640 mΩ 
1.44 
Suc1, Suc2, 
Sud1, Sud2  
CSD85312Q3E MOSFET, 20V, 12A, tr=27ns, tf=6ns, RDS(on)=10.3mΩ. 
0.27 
C C4AQCBW5200A3FJ Film capacitor, 20 μF, 650V 1.81 
L 7443340100 Inductor, 1μH, 17A 1.42 
PS RFM-0505S Isolated power supply, 5V output 0.87 
Q ZXGD3103N8TC MOSFET driver, both high side and low side 0.34 
Buck 2× STP12NK60Z + 3×C + 2×L + 2×PS + 2×Q 13.57 
MAD 2× STP12NK60Z + 4× CSD85312Q3E + 3×C + 2×L + 6×PS + 6×Q 19.49 
Note1: the price data were in digikey.co.uk, at the maximum quantity, without 
tax, on November 24, 2019.  
Note2: the parameter is the same with Fig. 5, i.e. P = 1000 W, E = 400 V, Vo= 
200 V, Ltotal = 2 μH, and Ctotal = 60 μF.
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the junction temperature, and reduce the failure probability 
[18].  
D. MAD Converter comprising the N:1 Voltage Divider
The MAD converter comprising a voltage divider as the
analogue converter is one variant of the MAD converter breed. 
This variant can operate without having the digital converter.  
As shown in Fig. 6, C1–CN are connected in series to form 
an N:1 voltage divider and the DC bus capacitors. Because the 
voltage divider comprises no switches, the charging selectors 
in Fig. 2 (i.e., Suc1−SucN, and Slc1−SlcN) are removed. The 
equivalent circuits at different operation stages are shown in 
Fig. 7(a)–(c), and the waveforms are shown in Fig. 8. 
Similar to the Buck based MAD converter in Section B, the 
modulation index M and ΔVo are determined by the charging 
and discharging loop respectively. For a voltage divider, M 
equals 1/N; for ΔVo, the differences between Fig. 4 and Fig. 8 
are that the ripple frequency is Nfsw and the discharging 
current of Cbus is (Io−Is). Therefore, the ΔVo in Fig. 8 can be 
obtained from (12) by replacing Nfsw by fsw, and (Io−Is) by Io:  
 
 
3 4 3
1
36 336 3
oo s
o
bus L swbus L sw
N II I
V
N LC C fLC C Nf
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E. Comparison between the proposed MAD Converter with the
Switched Capacitors Converters (SCCs)
Fig. 9 shows the circuits of the 2:1 series-parallel SCC [9] 
and the proposed 2:1 MAD converter. The operation of the 
SCC incorporates two stages: Stage 1, the power supply, E, 
charges both the capacitors and the load; Stage 2: E is 
disconnected, and the load is powered by the capacitors. In 
contrast, for the MAD converter, E is connected at all 
operation stages thus the input current, is, is continuous as 
shown in Fig. 10(a). Therefore, the input current ripple of the 
MAD converter is naturally smaller than that of the SCC as 
shown in Fig. 10(a). The reduced current ripple decreases the 
current ratings of the power source and relieves the EMI issue. 
The magnitude of the ripple power, pripple, differentiates the 
MAD converter over the SCC converter. Fig. 10(b), in an 
SCC, the input power, ps, fluctuates due to the square wave 
input voltage E. Therefore, the ripple power, pripple, fluctuates 
significantly as the output power needs to be constant. In 
contrast, Fig. 10(c) shows that the absence of voltage 
fluctuation between 0 to E at the input results in small ripple 
power pripple. Therefore, the capacitance required to smooth the 
ripple power is small.  
For an SCC, the charge ripple, ΔQSCC, and the output 
voltage ripple, ΔVo-SCC, are expressed as (15) and (16), 
respectively:  
/ 2 2SCC o sw o SCCQ I T C V     (15) 
   / 4 / 2o SCC o sw o total swV I Cf I C f   (16) 
where C1=CL=C and Ctotal = 2C is the total capacitance.  
For the 2:1 MAD converter, the ΔVo can be derived by 
substituting N = 2 into (14), and its expression is (17):  
   3 2 3/ 576 3 / 64 3o MAD o bus L sw o total swV I LC C f I LC f    (17) 
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Fig. 6  Topology of the N:1 voltage divider based MAD converter.  
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S3/S4 are complementary to S1/S2; for the MAD converter, Sud1 and Sld1 are 
synchronized, while Sud2/Sld2 are complementary to Sud1/Sld1.  
Soft charging SCC
0 t
is(t)
0 t
p(t)
in SCC
MAD converter
po(t)
pripple(t) ps(t)
(a)
(b)
0 t
p(t)
in MAD 
po(t)
pripple(t)
ps(t)
(c)
ps(t)+po(t)
+pripple(t)=0
ps(t)+po(t)
+pripple(t)=0
Fig. 10  Comparison of the input current, is(t), and the instantaneous power, 
p(t), between the SCC and MAD converter. The difference between the input 
power ps(t) = Eis(t) and output power po(t) = −vo(t)iL(t) is the ripple power 
pripple(t) = −(ps(t) + po(t)). The pripple(t) is provided by capacitors: charging 
when pripple(t)<0 and discharging when pripple(t)>0. For the MAD converter, the 
pripple is small thus less capacitance is required to store ripple power.
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where Cbus=CL=Ctotal/3. 
From (16) and (17), the comparison of the ΔVo against the 
fsw is plotted in Fig. 11. This comparison verifies that the 
proposed MAD converter can achieve lower voltage ripple at 
the same fsw, requiring less capacitance, and hence achieving a 
higher power density of the converter.  
A comparison is summarized in TABLE III, showing that 
both converters have the same number of switches and voltage 
ratings of the switches and the capacitors. The MAD converter 
needs one more capacitor but less total capacitance. However, 
it should be noted that the total weight/volume of the capacitor 
is proportional to the total capacitance as Ctotal rather than the 
number of the capacitors. The nature of low voltage ripples in 
MAD converters only requires small total capacitance Ctotal, 
which reduces the weight/volume of the capacitors so does 
weight/volume of the converter.  
III. EXPERIMENTAL VERIFICATION 
Experiments have been conducted with a 2:1 voltage 
divider-based MAD converter. Fig. 12(a) and (b) show its 
circuit and operation points. The circuit can be built with two 
MOSFETs and two diodes as shown in Fig. 12(c) or four 
MOSFETs as shown in Fig. 12(d). To reduce the conduction 
loss, Fig. 12(d) is built and tested and the porotype is shown in 
Fig. 13. The prototype parameters are summarized in TABLE 
IV. It is worth noting that the capacitance of MLCC
capacitors, C3216X5R1H106K, decreases from 10 μF to 2.7
μF at 24 V. Moreover, unlike resonance-based techniques, this
circuit is insensitive to inductance variation thus the micro-
strip inductor can be used for the implementation of L. Fig. 14
shows the experimental results with the prototype. Fig. 14(a)
show that the ΔVo is less than 2% of Vo when converting 48 V 
to 24 V at 960 W. Furthermore, Fig. 14(b) and (c) show that 
the dynamic response of the load change between 100 W to 
960 W is less than 6 μs. Fig. 14(d) verifies the switching 
sequences in Fig. 8 and the voltage stress polarity of each 
switch in Fig. 12 (b). Fig. 14(e) shows the 99.2% efficiency at 
100 W and 92.9% efficiency at 960 W. Fig. 15 shows the 
thermal image of the converter at 480 W with only fan 
cooling. In conclusion, the proposed converter can achieve a 
power density of 694 kW/L (10909 W/in3), small ΔVo, and fast 
dynamic response (as shown in Fig. 14 (b) and (c)). 
IV. CONCLUSIONS
This letter proposes the concept of the MAD converter, 
which can comprise a digital SMPS converter and an analogue 
converter formed by voltage selectors. By using the selector, 
the output voltage is maintained between the voltages across 
selected capacitors to avoid voltage ripples. The source and 
output terminals can be separated, and thus the ripple from the 
source can be diverted into the DC bus rather than the output. 
Two different circuits have been proposed based on the MAD 
converter concept. The realization of the additional switches 
Fig. 11  Comparison of output voltage ripple against switching frequencies 
between the SCC and the MAD converter at P = 100 W, E = 48 V, and Vo= 24 
V. For the MAD converter L = 100 nH, and C1= C2= CL= 100 μF; for the SCC, 
C1 = CL= 150 μF. The MAD converter requires a 100 nH inductor which can 
be realized by PCB traces, and the SCC needs a large inductor to achieve the
soft-charging technique. [9] 
TABLE III 
COMPARISON BETWEEN THE SERIES-PARALLEL SCC [9] AND THE 
MAD CONVERTER IN FIG. 9(B)  
Series-parallel 
SCC 
MAD IN 
FIG. 7 
Number of switches 4 4 
Voltage rating of switches Vo Vo 
 rated avgV I  of switches 2VoIo 2VoIo 
Number of capacitors 2 3 
Voltage rating of capacitors Vo Vo 
Maximum input current Io 0.5Io 
Shape of input current square wave dc current 
Magnitude of pripple large  small 
TABLE IV 
PARAMETERS OF THE PROPOSED MAD CONVERTER 
Symbol Parameters Circuit Realization 
fsw 100 kHz DSP 28379d 
C1, C2, CL 160 (43) μF (Note) 16 × C3216X5R1H106K 
L 30 nH microstrip trace inductance 
S1, S2, S3, S4 40V, 80A, 2.1 mΩ FDMC8360L 
Note: The rated capacitance of C3216X5R1H106K is 10 μF, but according to the 
datasheet, the capacitance decreases to 2.7 μF at the 24V DC voltage bias.  
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Fig. 12.  The 2:1 voltage divider based MAD converter: (a) circuit, (b) 
operation points of S1-S4, and the circuit implemented with (b) two 
MOSFETs and two diodes, and (d) four MOSFETs.  
Fig. 13.  The 960-W prototype: (a) a 1 British pound coin for perspective, (b) 
the top view, and (b) the bottom view. The height/width/length is 4.8/16/18 
mm (0.19/0.63/0.71 inch), and the power density is 694 kW/L (10909 W/in3). 
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for each converter has been discussed. Simulations and 
experiments validate that the proposed MAD converter can 
significantly increase the power density.  
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Fig. 14.  Experiments at (a) 960 W, (b) the load transition from 100 W to 900 
W, (c) the load transition from 960 W to 100 W, (d) the detailed waveforms, 
and (e) the power efficiency. The video of the dynamic response can be found 
in the multimedia folder.  
Fig. 15.  Thermal performance with fan cooling only (E=48V, P = 480W).  
